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signature identification in a heteroge-
neous environment.
In this architecture, there are four basic
blocks: input, output, processing, and stor-
age. The input block consists of sensing
devices including IR, lidar, radar, visual,
chemical, and biosensors, at their various
sampling data rates. Based on application
scenario, selected sensory streams are sent
by the input block to the subsequent “pro-
cessing” block in a fully parallel fashion.
Feature data is extracted from the analog/
digital sensory streams and is accumulated
in the storage block for enriching the
“knowledge base” as a situation unfolds.
The incoming raw data is not stored as is
the usual approach in current computer
architecture, and is reconstructed if re-
quired during the process in real time.
The output block sends the out put signal
to various interfaces (actuating inter-
faces), such as other machines, humans,
or RF devices. The processing block con-
sists of several mathematical constructs in-
cluding Principal Component Analysis
(PCA), Independent Component Analysis
(ICA), Neural Network (NN), Genetic Al-
gorithm (GA), etc., and is controlled by a
hierarchy of logical rules to enact reason-
ing, reconfiguring, and adapting as re-
quired when the target is changing in the
dynamic environment. There fore, the
processing block can select an architec-
ture for each particular application as
needed, dynamically, and still remain com-
patible with a digital environment. The
conceptualized architecture, capable of
extracting knowledge from information
and using the knowledge for reasoning,
adapting, and reacting therefore qualifies
as a cognitive architecture for real-time
data fusion in a dynamic environment.
Further more, its dynamic autonomous re -
configurability makes it versatile as a “gen-
eral-purpose” intelligent system to accom-
plish the “searching for a source of food
while avoiding the predator” function. 
This work was done by Tuan A. Duong
and Vu A. Duong of Caltech for NASA’s Jet
Propulsion Laboratory. Further information
is contained in a TSP (see page 1).
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An existing three-channel analog
servo loop controller has been re-
designed for piezoelectric-transducer-
based (PZT-based) etalon control appli-
cations to a digital servo loop controller.
This change offers several improve-
ments over the previous analog con-
troller, including software control over
proportional–integral–derivative (PID)
parameters, inclusion of other data of
interest such as temperature and pres-
sure in the control laws, improved ability
to compensate for PZT hysteresis and
mechanical mount fluctuations, ability
to provide pre-programmed scanning
and stepping routines, improved user in-
terface, expanded data acquisition, and
reduced size, weight, and power.
The original analog servo controller
only had the ability to correct for a sin-
gle error term generated by the capac-
itive gap sensor. This was less than opti-
mal when trying to return to the same
gap position due to the hysteresis of
the PZT motors and thermal drift in
the electronics.
To overcome the limitations of the 
analog servo loop, it was decided that a
control loop could be built around a mi-
crocontroller/central processing unit
(CPU), i.e., a digital servo loop. The
CPU would query various sensors such as
a capacitive gap sensor or temperature
sensor, among others, then based on re-
programmable control laws, provide a
driving signal to a high-voltage driver
that actuates the PZT motor on the
etalon. The system is based on mostly
COTS (commercial off-the-shelf) hard-
ware and software.
The design is based around a new
generation of direct capacitance to digi-
tal converters from Analog Devices, the
AD7745. This integrated circuit (IC) al-
lows the measurement of the capaci-
tance of the gap capacitor at up to 90
Hz with resolutions down to 4 aF. This
measurement is an absolute value
whereas the previous analog design
measured capacitance relative to a ref-
erence capacitor whose value had some
uncertainty. The new design allows one
to measure the gap directly, after cali-
bration, thereby greatly improving over-
all control.
This work was done by Gregory J. Wassick of
Michigan Aerospace Corporation for Goddard
Space Flight Center. For further information,
contact the Goddard Innovative Partnerships
Office at (301) 286-5810. GSC-15524-1
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For the Lunar Reconnaissance Orbiter,
the Command and Data Handling subsys-
tem consisted of several electronic hard-
ware assemblies that were connected with
SpaceWire serial links. Electronic hard-
ware would be commanded/controlled
and telemetry data was obtained using the
SpaceWire links. Prior art focused on par-
allel data buses and other types of serial
buses, which were not compatible with
the SpaceWire and the core flight execu-
tive (CFE) software bus.
This innovation applies to anything
that utilizes both SpaceWire networks and
the CFE software. The CCSDS (Consulta-
tive Committee for Space Data Systems)
packet contains predetermined values in
its payload fields that electronic hardware
attached at the terminus of the SpaceWire
node would decode, interpret, and exe-
cute. The hardware’s interpretation of the
packet data would enable the hardware to
change its state/configuration (com-
mand) or generate status (telemetry).
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The primary purpose is to provide an in-
terface that is compatible with the hard-
ware and the CFE software bus. By speci-
fying the format of the CCSDS packet, it is
possible to specify how the resulting hard-
ware is to be built (in terms of digital
logic) that results in a hardware design
that can be controlled by the CFE soft-
ware bus in the final application.
The component parts are the CFE, the
electronic hardware attached at the termi-
nus of the SpaceWire link, and the
SpaceWire link itself. The CCSDS packet
is what is produced by the CFE for control
of the hardware as well as obtaining status.
The main benefits of this innovation
are the ability to re-use existing CFE flight
software code, the hardware responds to
“native” CCSDS packets instead of going
through a translation layer, and it pro-
vides a mechanism to control hardware
features using software constructs.
This work was done by Omar Haddad,
Michael Blau, Noosha Haghani, William
Yuknis, and Dennis Albaijes of Goddard Space
Flight Center. FFurther information is con-
tained in a TSP (see page 1). GSC-15981-1
